65.6339.6361


IC Failure Analysis and Defects Characterisation Forum (4)

@My1-4, North Wing, Level 1A, MITEC Wednesday, May 23
9:30am to 4:30pm

SEMICON SEA 2018 Technical Forums are fully claimable by Human Resources Development Fund (HRDF) !
100% Claimable under the
Skim Bantuan Latihan (SBL) for eligible Malaysian companies.

Click here to download the portal guide & approval letter for claims!

Download the approval letter from HRDF here

Forum Agenda Speakers' Profile & Abstract
(Files are subject to further updates)

REGISTER NOW! Early Bird Rates Available Now! Forum pass include teabreaks and lunch. Get connected. Learn new insights and win lucky draw prizes!

Rates
SEMI Member: USD90 / SGD120 / MYR360*
Non-Member: USD120 / SGD160 / MYR480*
Additional 15% discount off rates for group registration if you register 3 pax and above!
*MYR payment will be collected onsite and in cash only.

My1-4 (North Wing), Level 1A, MITEC | Wednesday, May 23 | 9:30am to 4:30pm | Paid

IC Failure Analysis and Defects Characterisation Forum

Theme: Transformation of Defect Root Causation in the age of IoT

Synopsis: There are four main driving forces for the semiconductor industry. 1) The race to produce faster and smaller front-end devices; 2) Challenges and innovations in new packaging technology in light of product and system miniaturization, 3) proliferation in the diverse applications relating to IoT devices and their rapid paced evolution 4) increasing complexity of our systems and technologies in a competitive environment. Last year's edition of the forum, we addressed extensively about failure diagnostic on advanced packaging device challenges; this year we intend to focus on IoT.

By nature of IoT, the value of the chips are not measured just by its performance. The chips are being put to a multitude of targeted industries which include mobile, displays, automobiles, manufacturing, utilities, and others. Therefore, the other requirements of an IoT chip such as power consumption, durability, cost-effectiveness and turnaround time-to-production are integral components of the entire value chain. Failure analysis and defect characterization can play an important role to ensure the quality of a chip. Flaws as a result of either process or design constraints, or both, are inevitable in the early stages of a tapeout. Particularly, on the point of effective and efficient defect root causation, this forum seeks to broaden defect diagnostics perspectives and shares insights into the symbiotic relation between inline defect characterization and failure analysis in faster and more effective fault isolation in the semiconductor devices.

Session Chair:
Dr. GOH Szu Huat
Senior Manager, Product Diagnostics Engineering | GLOBALFOUNDRIES Singapore Pte Ltd, Singapore

Sponsors:

             

          

* Program below subject to change without prior notice.

Do you want to attend this session? Register for SEMICON SEA

Dr. GOH Szu Huat [Technical Committee Chairman]
Senior Manager, Product Diagnostics Engineering
GLOBALFOUNDRIES Singapore Pte Ltd, Singapore
Dr. Cheolkyu KIM
Director of PCG Applications Asia
Rudolph Technologies, Inc, Korea
Mr. Ankush OBERAI
Group Director, R&D
Synopsys Inc, USA
Ms. Rupa KAMOJI
Senior Manager, R&D
Synopsys India Pvt Ltd, India
Share page with AddThis